Abstract-Low thermal resistance GaN-on-diamond wafers offer enhanced thermal management with respect to GaN-on-SiC devices. The GaN/diamond interfacial thermal resistance can contribute significantly to the total device thermal resistance and must therefore be minimized to gain the maximum benefit from GaN-on-diamond. A contactless thermoreflectance measurement technique has been developed, which can be used after wafer growth and before device fabrication, enabling rapid feedback about the influence of growth parameters on interfacial thermal resistance. A measured 2× reduction in the GaN/diamond interfacial resistance is achieved by reducing the dielectric thickness between the GaN and diamond from 90 to 50 nm, enabling a potential 25% increase in transistor power dissipation for GaN-on-diamond.
I. INTRODUCTION
A lGaN/GaN high electron mobility transistors (HEMTs) have greatly contributed to the high-power RF amplifier field [1] . However, managing waste heat is an increasingly important consideration when extending GaN RF HEMT operation to ultra-high-power densities. The heteroepitaxial integration of GaN devices with diamond grown by chemical vapor deposition (CVD), to form GaN-on-diamond, takes advantage of very high thermal conductivity diamond within ∼1 μm of where heat is generated in the transistor channel [2] . GaN-on-diamond wafers have been made in diameters up to 100 mm, suitable for commercial wafer processing [2] . Excellent electrical and thermal performance has already been demonstrated for RF transistors on GaN-on-diamond wafers [3] , [4] , and 3× higher power densities have been obtained with respect to GaN-on-SiC devices [5] . However, an effective thermal boundary resistance (TBR eff ), including contributions from crystalline defects close to interfaces and low thermal conductivity interfacial layers, contributes to the total device thermal resistance in any heteroepitaxial GaN device. For example, in GaN-on-SiC wafers the TBR eff is attributed to the high defect density within the AlN nucleation layer, which is used for GaN epitaxy on SiC. In GaN-on-SiC the TBR eff can account for up to 20-30% of the total transistor thermal resistance [6] . Similarly, a TBR eff exists at the GaN/diamond interface, associated with the dielectric layer and diamond nucleation layer [4] , [7] . TBR eff must be minimized in order to gain the full benefit of high thermal conductivity diamond substrates and therefore measurement of this parameter is needed. Existing TBR eff measurement techniques are either destructive or require long feedback times. For example, time domain thermoreflectance (TDTR) requires the sample to be coated with a metal transducer [7] , whereas Raman thermography requires device fabrication [4] , [6] . In this letter, we demonstrate a rapid, contactless laser reflectance technique for mapping the GaN-on-diamond TBR eff on as-grown wafers prior to device fabrication. The benefit of using this technique to optimize thermal resistance is illustrated by measuring the TBR eff of GaN-on-diamond wafers with different dielectric layer thicknesses and assessing the improvement in transistor thermal resistance based on a validated thermal simulation.
II. MEASUREMENT AND ANALYSIS
The GaN-on-diamond wafers measured here originate from GaN growth on silicon substrates, following the material preparation method described in [3] : GaN-on-Si wafers were temporarily mounted upside down on handle wafers, the silicon substrate and nitride transitions layers were removed, after which diamond was grown on the GaN backside after the deposition of a thin dielectric layer. The resulting layer structure consists of a standard AlGaN/GaN HEMT heterostructure, a 700 nm-thick GaN layer and a thin dielectric on a 110 μm-thick CVD grown polycrystalline diamond substrate. Two wafers were investigated having dielectric layer thicknesses of 50 nm and 90 nm, but otherwise using the same diamond synthesis conditions and are therefore assumed to have the same diamond microstructure and thermal properties. A schematic of the GaN-on-diamond layer structure is shown as an inset of Fig. 1 .
The thermoreflectance measurement technique presented here for GaN-on-diamond does not require any modification of the wafer surface, such as a metal deposition. A nanosecond above-bandgap pump laser is used to heat the GaN surface directly, while the GaN surface temperature is probed by the surface reflectivity, modulated by the highly temperaturedependent refractive index (n); e.g. the thermo-optic coefficient dn/dT of GaN at room temperature is 1 × 10 −4 K −1 at 532 nm [8] . The reflectivity at each interface is dependent 0741-3106 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. on the refractive index contrast and is determined by the Fresnel equations. In the case of GaN-on-diamond the dominant reflection is at the air/AlGaN-GaN interface where the refractive index contrast is large (n air = 1, n GaN = 2.4 and n diamond = 2.4 at 532 nm): At normal incidence, 15% of the light is reflected at this interface. The thermoreflectance measurement configuration is shown schematically as an inset of Fig. 1 . Measurements were performed using a 15×0.3 N.A. quartz objective (maximum 17°angle of incidence). The GaN surface is heated by a 70 μm FWHM Gaussian profile, 10 ns laser pulse produced by a 355 nm (3.49 eV) frequencytripled Nd:YAG laser, with a 30 kHz repetition rate and ∼2.3 μJ pulse energy incident at the sample surface; at this wavelength the absorption depth in GaN is ∼100 nm [9] . The sample reflectivity, probing the surface temperature rise, was monitored using a below bandgap continuous wave (CW) 532 nm laser, focused to a 2 μm-diameter spot at the sample surface, coaxial with the pump beam. A beam splitter is used to sample the reflected beam intensity, measured using a silicon photodiode, transimpedence amplifier (2.3 ns rise time) and a digital oscilloscope. A longpass filter is used to ensure that no residual light from the pump beam was detected. Fig. 1 shows the thermoreflectance signal measured for the GaN-on-diamond wafers at an ambient temperature of 25°C, normalized to the peak reflectivity modulation. Only a few seconds is needed to record each trace, enabling fast wafer mapping. On each sample, repeat measurements at five locations produced indistinguishable results. A clear decrease in the thermal relaxation time constant is observed for the sample with a 50 nm-thick dielectric layer with respect to the sample with a 90 nm-thick layer, indicating a reduction in thermal resistance. To accurately interpret this result, it is important to verify that the modulated reflectivity signal originates from the sample surface. To do this, TDTR measurements were performed on each wafer after coating the surface with a 100 nm-thick gold transducer, using a thin titanium adhesion layer. Fig. 2 shows the result of the TDTR for the wafer with a 90 nm dielectric interlayer, overlaid with the thermoreflectance measurement performed without a gold transducer. An initial deviation (<35 ns) between the reflectivity transients recorded with and without metal transducer is due to the thermal response time of the gold transducer following the heating pulse. After 35 ns, once the gold layer reaches thermal equilibrium with the semiconductor surface, excellent agreement is found between the temperature transients measured with and without the gold transducer for each wafer (50 nm layer trace not shown), verifying that the surface temperature is measured using the contactless technique presented here.
A 3-D time domain finite element (FE) thermal model was used to analyze the temperature transients measured for the GaN-on-diamond layer structure shown in Fig. 1 , omitting the thin AlGaN layer which had no effect on the modeling results. The TBR eff is represented by a contact resistance between the GaN and diamond, including contributions from low thermal conductivity dielectric layer and the diamond nucleation layer in the first <100 nm of growth. The measured temporal and spatial profiles of the heating laser pulse were used in the model. A typical epitaxial GaN thermal conductivity (κ) value of 160 W/mK was used [4] , [6] . An effective diamond thermal conductivity of 1200 W/mK was used, which is lower than bulk values due to grain boundary scattering in the initial growth layer of the diamond [4] ; this value was determined by measuring the temperature rise within the first few microns of a CVD polycrystalline diamond substrate beneath an active AlGaN/GaN transistor [4] . Reported densities and heat capacities were used for the GaN [10] and diamond [11] . The inset of Fig. 2 shows the modeled temperature transient, for illustration assuming a TBR eff value of 4 × 10 −8 m 2 K/W. The vertical temperature gradient generated across the GaN layer relaxes after 75 ns and only a small temperature difference ( T) is observed across the diamond substrate. After 75 ns the remaining T is predominantly across the TBR eff layer only. Consequently, the TBR eff value is the only sensitive parameter in fitting the temperature decay in the >100 ns region; This was verified by adjusting the GaN and diamond thermal [7] and Raman thermography (2.7 − 3.6 × 10 −8 m 2 K/W) [4] . The observed ∼2× reduction in TBR eff with decreasing dielectric layer thickness highlights that this layer is responsible for a significant proportion of the total interface thermal resistance and that its thickness should be reduced as far as possible. The limiting factor for reducing the dielectric layer thickness is the requirement that the correct conditions for diamond nucleation and growth are maintained at this interface.
An experimentally validated 3D FE GaN-HEMT-ondiamond model was used to assess the benefit of measured the TBR eff reduction [4] , using the layer structure shown in Fig. 1 and considering a typical GaN multi-finger cell geometry: 8 × 125 μm, 30 μm gate pitch, on a 3 × 3 mm die with a power dissipation of 5 W/mm. The die is mounted on a 1 mm-thick CuW heat spreader (200 W/mK) with a 25 μm-thick AuSn die attach (56 W/mK). Fig. 3 illustrates the simulated vertical temperature profile beneath the central gate finger; A GaN-on-SiC device with the same geometry is shown for comparison, assuming κ SiC = 450 W/mK and a representative TBR eff value of 2 × 10 −8 m 2 K/W [6] . Based on the modeled temperature rises, power dissipation can be increased by 25%
for the GaN-on-diamond wafer with the 50 nm dielectric (TBR eff = 1.7 × 10 −8 m 2 K/W), with respect to the thicker 90 nm dielectric layer (TBR eff = 4.1 × 10 −8 m 2 K/W), highlighting the benefit of growth optimization based on measurement results. At the same channel temperature rise, power dissipation can be increased by 50% for the GaN-on-diamond wafer with improved TBR eff with respect to GaN-on-SiC. An even further reduction in GaN-on-diamond thermal resistance is anticipated by reducing the dielectric layer thickness further. Combined with gate pitches optimized specifically for GaN-on-diamond, total output power >3× greater than GaNon-SiC will be achievable [5] .
III. CONCLUSION
A rapid contactless interfacial thermal resistance measurement technique has been demonstrated for GaN-on-diamond wafers. This technique can be applied after wafer growth, enabling mapping and screening of interfacial thermal resistance before device fabrication. Furthermore, TBR eff values can be reduced by to tuning growth parameters, with an associated improvement in transistor thermal resistance.
